
8 - SCHEMATICS

Nokia Customer Care

Table of Contents


	Page 1
atics (Table of Contents)	1
Top sheet	2
DCT4 Common Baseband Schematic (Top Level)	3
RH-19/RH-50 System Connector	4
RH-19/RH-50 User Interface	5
RH-19/RH-50 Audio	6
MultiGND symbol bypass	7
5 pin Production Test Pattern	7
Discrete Power Management	8
Light filtering	9
DC/DC Converter	10
PWR resistor 0805 thermal1	10
SIM reader for RH-19/RH-50	10
RH-19/RH-50 Filters / No IR Interface present in this product	11
Module ID	11
UPP 8M Implementation	12
Discrete decoupling capacitors for UPP	13
Testpoints based Ostrich Interface	13
GSM RF - Baseband Interface	14
Combo Memory 64 + 4 Mbit	15
Discrete capacitors for memory without VFlash1	16
Empty wing sheet	16
Test and Emulator Interface	17
Testpoints for JTAG Emulator	18
RF Top sheet	19
Power Amplifier	20
Mjoelner	21
Component layout diagram, top	22
Component layout diagram, bottom	23

Title: Top Sheet




CBB _O'	VERVIEW	MODEL	CBB_VERSION
SYS_CONN		MAXWELL	SYS_6.1
KEY_UI		MAXINE	SYS_6.1
AUDIO		MAXWELL	SYS_6.1
FMRADIO		EMPTY	SYS_6.1
MULTIGND		GND	SYS_6.1
POWER		DISCRETE	SYS_6.1
	PWRFILTER	LIGHT	SYS_6.1
	DC_DC	EMPTY	SYS_6.1
	REG_CAP	MAXWELL	SYS_6.1
	PWR_RES	THERM1	SYS_6.1
IR		EMPTY	SYS_6.1
CAMERA		EMPTY	SYS_6.1
LPRF		EMPTY	SYS_6.1
UPP		BASIC8M	SYS_6.1
	UPPFILTER	DISCRETE	SYS_6.1
SIM		MAXWELL	SYS_6.1
GPS		EMPTY	SYS_6.1
PRODUCTIONSPATTERN		TESTPATTERN 5PIN	SYS_6.1
	MODULE_ID	MODULE_ID	SYS_6.1
RF_BB		MJOLNER	SYS_6.1
MEMORY		COMBO64+4MBIT	SYS_6.1
	MEMFILTER	NOVFLASH1CAP	SYS_6.1
	MEMWING	EMPTY	SYS_6.1
	MEMEXTENSION	EMPTY	SYS_6.1
EMU		SCHEMATIC	SYS_6.1
	JTAG	TESTPOINT	SYS_6.1
	OSTRICH	TESTPOINT	SYS_6.1
	ЕТМ	EMPTY	SYS_6.1
		I	l


Title: DCT4 Common Baseband Schematic (Top Level)




Title: RH-19/RH-50 System Connector




Title: RH-19/RH-50 User Interface




Title: RH-19/RH-50 Audio




Title: MultiGND Synbol Bypass



Title: 5 pin Production Test Pattern







OUT

Schematics RH-19/RH-50


Title: Discrete Power Management




Title: Light Filtering




Title: DC/DC Convertor




Title: PWR Resistor 0805 thermal1



Title: SIM Reader for RH-19/RH-50



Title: RH-19/RH-50 Filters / No IR Interface present in this project



Title: Module ID



IRIF_I(1:0)


UPP input is grounded, when IR is not used!

GENIO(31:0)

UEM IR level shifters are ground, when IR is not used!


OUTPUT 🗁

Title: UPP 8M Implementation




RH-19/RH-50


Title: Discrete Decoupling Capacitors for UPP




VCORE_LIN




Title: Testpoints based Ostrich Inteface






RH-19/RH-50

Title: Combo Memory 64 + 4 Mbit





Title: Discrete Capacitors for Memory without VFlash1







Title: Empty Wing Sheet

MEMADDA(15:0)

MEMAD(24:16)


GENIO(31:0)

G_MEMORY(3:0)

Title: Test and Emulator Inteface









JTAG_EMULATION(6:0)

Schematics RH-19/RH-50


Title: Testpoints for JTAG Emulator



Title: RF Top Sheet



Title: Power Amplifier



Issue 3 05/2004

Title: Mjoelner

